Caltech Cadence User's Group     CALTECH CADENCE USER'S GROUP
 
 
Analog Artist Step-by Step       (see Disclaimer )

The example for this tutorial is a simple CMOS inverter. This structure is very common in both digital and analog CMOS designs.   The information provided here should help you to setup the tools and run a quick simulation. All references to clicks are right mouse button clicks.

Create a directory named models in your home directory. This directory is where your transistor model files will reside. The models should follow the syntax of the provided models. Create a working directory for your schematic files. e.g. /my_art   Copy the file cds.lib into this directory. This file provides the paths to the generic component libraries provided by Cadence.

From within your    my_art   directory run the executable    icms &. This command will open the CIW window and put the process in the background so the window is still available for Unix commanding. The Cadence CIW window that opens will echo the actions of the Cadence tools and provide status information.  It is convenient to put this window at the top of your workspace and to expand its size so you can see a few lines of text response.

Go to menu item     File > New > Library   Under name type   testlibrary. This will create a library named "testlibrary" which will house all of the files you create in relation to this tutorial.

 

 
<PREVIOUS    NEXT>

<TOP page>



Disclaimer: "Information is provided "as is" without warranty or guarantee of any kind. No statement is made and no attempt has been made to examine the information, either with respect to operability, origin, authorship, or otherwise. Please use this information at your own risk - and any attempt to use this information is at your own risk - we recommend using it on a copy of your data to be sure you understand what it does and under your conditions. Keep your master intact until you are personally satisfied with the use of this information within your environment."
  

"Cadence ® is a trademark of Cadence Design Systems, Inc. , 555 River Oaks
Parkway, San Jose, CA 95134"